

## Description

A quantizer for a sigma delta modulator

5 The invention relates to a quantizer for a sigma delta modulator according to the preamble of Patent Claim 1.

10 In recent years, sigma delta modulation has gained increasing significance in the field of analog/digital (A/D) and digital/analog (D/A) conversion. This is mainly attributable to the low requirements for the analog components of signal converters. Digital circuits are gaining more and more significance in present day signal processing. To be able to convert  
15 the signals from the analog environment and then to be able to process them digitally, A/D converters are necessary. It is desirable to integrate converters and the remaining digital circuit on a single chip. Since the digital proportion in most cases dominates the chip  
20 area, it also determines the circuit technology. However, digital process technologies make it difficult to produce precise analog integrated circuit components in which very high accuracies and little manufacturing variation are demanded. This is where the simplicity  
25 and ruggedness of analog components of the sigma delta modulators become important, which predestine the sigma delta converters for implementations in, for example, digital VLSI technology.

30 A further advantage of the sigma delta modulators lies in the fact that they need less current than the conventional A/D converters, which also qualifies them in the important field of portable receivers. Similarly, they are distinguished by a higher signal  
35 bandwidth, which makes them interesting for application in xDSL transceiver technology.

The problem with sigma delta modulators is that errors occur due to propagation delays in the individual

components (excess loop delay), especially toward higher frequencies to be converted, which limits their application to high frequencies (>1 GHz). With regard to the problems of excess loop delays, see also

5 J. A. Cherry, W. M. Snelgrove, Continuous-Time Delta Sigma Modulator for High Speed A/D Conversion, Kluwer Academic Publishers 2000, pages 75-103.

A known approach to compensate for these errors induced

10 by delay differences is the approach, known from P. Benabes, M. Keramat, R. Kielbasa, A methodology for designing continuous-time sigma-delta modulators, IEEE European Design and Test Conference 1997, pages 45-50, of introducing an additional feedback circuit (inner

15 loop) which is formed by an additional adder between the quantizer and the last integrator preceding it.

Figure 1 shows a conventional continuous-time second order sigma delta modulator with two preliminary stages

20  $V_1$  and  $V_2$  and with correction means. The signal  $x$  to be converted, which is present at the input  $IN$ , is supplied to the quantizer 2 at its input  $E_Q$  via two integrators  $4_1$  and  $4_2$ , each of which is in each case preceded by an adder  $3_1$  and  $3_2$ , respectively, to link up

25 with the feedback signal. Before that, however, the signal to be quantized is again combined with the feedback signal via the adder 10. This takes into consideration and compensates for the influence of the delay in the individual components.

30 Figure 2 shows a possible conversion of such a concept known from W. Redman-White, A. M. Durham, A fourth order Converter with self-tuning Continuous Time Noise Shaper, from Proceedings of ESSCIRC 1991, pages 249-252.

35

In this concept, current AD converters  $6_1$  to  $6_2$  are used as digital/analog converters for the feedback signal  $R_i$ , the integrators  $4_1$  and  $4_2$  being formed by

operational amplifiers and the compensation adder 10 also being constructed by an operational amplifier preceded by a current AD converter 6<sub>3</sub>. In this solution, the summing nodes 3<sub>i</sub> are formed by the inputs  
5 of the operational amplifiers. The summing signals are the currents which flow through the input resistors and into the current generators in the respective feedback circuit.

10 Figure 3 shows a diagram of a three-bit resolution sigma delta modulator constructed in this way in which seven threshold voltages are used.

According to the arrangement specified above, the sum  
15 is formed with the feedback signal before the quantizer. The comparators  $i = 1$  to  $N$  of the quantizer, therefore, must perform the weighting

$$(V_2 - V_{dac3}) > V_{th,i}$$

(see also Figure 4) where  $V_2$  is the amount of the  
20 intermediate signal  $y_2$  after the second integrator 4<sub>2</sub>.

The disadvantageous factor in this arrangement and procedure is, however, that a highly accurate active element (additional adder) must be provided in the  
25 signal path, with all the problems with regard to manufacturing methods and steps, layout design and waste in the manufacturing, and that the current consumption is considerably increased by this, which limits the fields of application especially in the case  
30 of portable applications which require current saving.

It is, therefore, the object of the invention to provide a sigma delta modulator with a quantizer in which the delays are compensated for by the individual  
35 components but no additional element is provided in the signal path.

This object is achieved by a quantizer having the features specified in Claim 1.

According to the invention, it is provided that the quantizer exhibits comparators in accordance with the number of threshold voltages, which compare the input  
5 signal with the respective threshold voltage, the threshold voltage being reduced or increased by a correction voltage which is generated in accordance with the result value output at the result output.

10 The invention proposes to adapt the threshold voltages for the comparators in the quantizer and no longer to adapt the signal to be quantized in the signal path before the quantizer as previously. This makes it possible to considerably simplify the design of the  
15 semiconductor circuit which also is no longer so critical in its manufacture since tolerances can be wider in this case than in the case of active analog elements directly in the signal path. The additional adder is dispensed with. The threshold voltage can be  
20 adapted over an entire clock cycle which is sufficient time. The entire system is more stable and, in addition, no longer produces so many delay errors since an active element has been removed from the signal path. This also reduces the current consumption of the  
25 sigma delta modulator and it can be implemented with less space required on a chip. In addition, higher sampling rates can be achieved since the sampling rate is increased due to the reduction in the delay errors. Applications in the xDSL field with the high sampling  
30 rates can be achieved more easily and the field of use of the sigma delta modulators is greater than was hitherto conceivable.

A preferred embodiment of the invention provides that a  
35 digital/analog converter is provided which generates an analog rough signal from the digital result value. This makes it possible to supply the individual adders in a simple manner with a feedback signal weighted with a factor.

Preferably, the rough signal is in each case multiplied by a predetermined factor to the respective feedback signal of a preliminary stage corresponding to the position and the number of preliminary stages in the signal path.

The correction voltage is advantageously a voltage corresponding to the result value multiplied by a fixed factor.

One embodiment of the invention provides that the factor is a simple fraction.

A preferred embodiment of the invention provides that a digital adder is provided which adds the factor to the result value and connects a previously generated threshold voltage, corresponding to the result, to the comparators.

A digital/analog converter is advantageously provided which generates the voltage corresponding to the result value.

According to an especially preferred embodiment of the invention, it is provided that the sigma delta modulator is of second order with two preliminary stages.

The sigma delta modulator is advantageously and, therefore, preferably a continuous-time sigma delta modulator.

Means for editing the output signals of the adder are preferably provided.

Advantageously, a number of comparators corresponding to the resolution of the quantizer is provided, the

comparators exhibiting uniformly graduated threshold voltages.

Accordingly, it is provided, in accordance with one  
5 embodiment of the invention, that a reference voltage generator is provided which supplies part voltages from which the threshold voltages are generated.

Further advantages, special features and suitable  
10 developments of the invention are obtained from the further subclaims or their subcombinations.

In the text which follows, the invention will be explained in further details with reference to the  
15 drawing, in which:

Figure 1 shows a continuous-time sigma delta modulator according to the prior art,  
Figure 2 shows an actual embodiment of the continuous-time sigma delta modulator from Figure 1,  
20 Figure 3 shows a schematic diagram of the quantizing steps via the analog input voltage,  
Figure 4 shows a section from Figure 1, the signals being shown clearly,  
25 Figure 5 diagrammatically shows a quantizer according to the invention with the individual signals corresponding to the section from Figure 4,  
Figure 6 shows a continuous-time sigma delta modulator according to the invention, and  
30 Figure 7 shows a diagrammatic representation of a more specific configuration of a quantizer according to the invention.

Identical reference symbols in the figures designate  
35 identical or identically acting elements.

Figure 5 clearly shows the difference from previously known approaches (see also Figure 4). The comparators

$i = 1$  to  $N$  of the quantizers no longer need to perform the weighting

$$(V_{\text{Input}} - V_{\text{dac3}}) > V_{\text{th},i}$$

but

$$V_{\text{Input}} > V_{\text{th},i} + V_{\text{dac3}}.$$

Accordingly, there is no longer any need to shift the signal in the signal path before the comparators.

- 10 Which each clock cycle any comparator of the quantizer receives an adapted threshold voltage

$$Y'_{\text{th},i} = Y_{\text{th},i} + Y_{\text{dac3}}(t)$$

- 15 The ramp voltage drawn as a continuous line shows the adapted voltage. With a 3 bit quantizer eight shifted ramps should be drawn but have been omitted for sake of clarity.

- 20 The new principle is the summation of the feedback signal with the threshold voltages of the comparators.

A noncritical adaptation of the threshold voltages of the comparators in the quantizer is adequate. It is not  
 25 necessary to convert the digital result  $y_Q$  into a separate analog voltage. The values can be simply digitally added, followed by a corresponding connection of a reference voltage (see also Figure 7).

- 30 Figure 6 shows the approach according to the invention.

Specifically, the threshold voltages  $y_{\text{th},i}$  can be summed with the correction voltage  $y_{\text{dac3}}$  ( $= b_3 * y_Q$ ) in a very simple manner since the factor  $b_3$  is in most cases a  
 35 simple fraction (for example  $1/2$ ,  $3/4$ , etc.). As a result, the threshold voltage  $y_{\text{th},i}$  can be fast and dynamic without having to intervene in the familiar and proven structures of the circuits supplying the threshold voltages. This applies both to the digital

area and to the analog area, also including current or voltage reference.

The approach according to the invention no longer has  
5 any fixed threshold voltages  $y_{th,i}$  but adapts them in each case by the current correction voltage  $y_{dac3} = b3 * y_0$ .

[lacuna] drawn ramp voltage is to illustrate the  
10 adapted voltage. In the case of a three-bit quantizer, eight shifted ramps should actually be drawn but were omitted in order to retain clarity.

The new principle is the summation of the feedback  
15 signal with the threshold voltages of the comparators.

A noncritical adaptation of the threshold voltages of the comparators in the quantizer is adequate. It is not necessary to convert the digital result  $y_0$  into a  
20 separate analog voltage. The values can be simply digitally added, followed by a corresponding connection of a reference voltage (see also Figure 7).

Figure 6 shows the approach according to the invention.  
25

Specifically, the threshold voltages  $y_{th,i}$  can be summed with the correction voltage  $y_{dac3} (= b3 * y_0)$  in a very simple manner since the factor  $b_3$  is in most cases a simple fraction (for example  $1/2$ ,  $3/4$ , etc.). As a  
30 result, the threshold voltage  $y_{th,i}$  can be fast and dynamic without having to intervene in the familiar and proven structures of the circuits supplying the threshold voltages. This applies both to the digital area and to the analog area, also including current or  
35 voltage reference.

The approach according to the invention no longer has any fixed threshold voltages  $y_{th,i}$  but adapts them in



each case by the current correction voltage  
 $y_{dac3} = b_3 * y_Q.$

Figure 7 diagrammatically shows an implementation of a  
5 preferred embodiment of the quantizer 2 for a sigma  
delta modulator 1 with  $b_3 = 1/2$  and eight thresholds,  
in which the addition of the feedback value  $IN\_DAC<0:6>$   
is already performed in the purely digital domain. This  
does not require a digital/analog converter. The part  
10 reference voltages  $x * V_{ref}$  are generated, for example,  
by a chain of resistors.

A digital adder 66 is provided which adds the digital  
result value  $IN\_DAC<0:6>$  to the last weighting of the  
15 comparators 61 of the quantizer to the threshold signal  
voltages by increasing or reducing the threshold signal  
voltages  $63_i$  by steps corresponding to the digital  
result value. For this purpose, switches 67 are opened  
or closed correspondingly.

20 The adaptation to the delay differences by means of the  
factor  $b_3$  can take place in the adder 66 itself which,  
in accordance with the result of the addition with the  
feedback value  $IN\_DAC<0:6>$  (result of the previous  
25 weighting of the quantizer), connects the corresponding  
threshold voltages  $V_{th_i}$  by means of the switches 67 to  
the individual inputs of the comparators 61 which then  
carry out the weighting with the input signal 62 (IN)  
to the respective result bit  $Q_i$ .

30 The quantizer 2 has a number of comparators 61  
corresponding to the number of its resolution  
intervals.

35 The comparators 61 compare the input signal voltage 62  
(IN) with in each case their threshold signal voltage  
 $63_i$  and, if the input signal exceeds or drops below the  
threshold signal, a corresponding digital result bit  
(0/1) ( $Q_i$ ) is output.

To generate the various threshold signal voltages  $63_i$ , a reference voltage generator 65 is provided which supplies a separate threshold signal voltage  $63_i$  to each voltage comparator 61 via the switches 67 in accordance with the output data  $Add<0:6>$  of the adder 66. The differences of the individual threshold signal voltages  $63_i$  remains the same but, in accordance with the result  $Add<0:6>$  of the adder 66, the voltage level of each threshold signal voltage  $63_i$  is increased or lowered in accordance with the result  $IN\_DAC<0:6>$  of the previous weighting of the quantizer.

In accordance with the result of the summation, therefore, part voltages  $1/14 * V_{ref}$ ,  $2/14 * V_{ref}$ , ... are added to the threshold voltage  $V_{th}$  by opening and closing switches and are connected to the comparators 61. In the example shown and in the text which follows, a 3-bit quantizer with seven steps is shown in which  $b_3 = 1/2$  is selected. However, other values and resolutions can also be implemented depending on the application.

The seven threshold voltages of the comparators are, therefore, no longer fixed with respect to  $V_{ref}$  and to the previously fixed basic voltages (with respect to  $V_{ref}$ )

$+12/14, +8/14, +4/14, 0, -4/14, -8/14, -12/14$

One of the following values is added to all threshold voltages with each clock cycle in accordance with the actual and current value of the result value from the digital adder 66:

$+7/14, +5/14, +3/14, +1/14, -1/14, -3/14, -5/14, -7/14$

The resultant seven signals are compared with the current input signal, to be weighted, of the quantizer

by the comparators as a result of which the next digital result is generated.

5 The arrangement of the comparators and the comparators themselves can also be formed symmetrically with a positive and a negative signal path.

## List of reference symbols

	1	Sigma delta modulator
	2	Quantizer
5	3 <sub>i</sub>	Adder
	4 <sub>i</sub>	Integrator
	5 <sub>i</sub> , 61	Comparators
	6	Digital/analog converter
	7, 66	Digital adders
10	8	Amplifier
	9	Reference voltage generator
	10	Compensation adder
	11	Multiplier
	62	Input signal
15	63 <sub>i</sub>	Threshold signal voltage
	67	Voltage switch
	IN	Signal input
	OUT	Result output
	x	Evaluation signal
20	Y <sub>Q</sub>	Result value
	Y <sub>1</sub> , Y <sub>2</sub>	Intermediate signals
	EQ	Input signal
	Y <sub>th,i</sub> , 63 <sub>i</sub>	Threshold voltage
	Y <sub>dac3</sub>	Correction voltage
25	V <sub>i</sub>	Preliminary stage
	E <sub>i</sub>	Preliminary stage input signal
	A <sub>i</sub>	Preliminary stage output signal
	R <sub>i</sub>	Feedback signal
	RS	Rough signal
30	b <sub>3</sub>	Factor
	Q <sub>i</sub>	Result bit